TABLE OF CONTENTS VOL#005 FOR 28211 001 -10991 MODE M3 RQST BY FACTORY MLC DD DATE 29JUL70 PART NO. EC NO. FEATURE B/M OR B/MS PAGE NO. SH TITLE

** LOGIC TYPE COMPONENT CIRCUITS 2

00.00.00.0 SMS CARD CAP CODE INDEX 0826994 131802


	LOGIC NO.	MACH SMS CARD CAP CODE INDEX	PART NO.	EC NO.	
	00.00.00.0		082699 4	131802	
	•				
			PART NO.	REF NO.	C.E. REF NO.
	CARD CAP	NAME			
	17 **	FIELD REPLACEMENT L 1	370953	370953	370953
	2Y **	FIELD REPLACEMENT L 2	370954	376954	370954
	3Y **	FIELD REPLACEMENT & 3	370952	370952	370952
	4Y **	FIELD REPLACEMENT 4	370951	370951	370951
	5Y .**	FIELD REPLACEMENT 4 5	370950	370950	0370950
	6Y **	FIELD REPLACEMENT 6	370955	370955	0370955
1		SDTDL FAMILY DELAY INFO & SHEETS			729954
	:				
			1	•	
	43. 6 ···	L.S. POWER TRIGGER TWIN	373316	373316	736615
	AD C-	DAP SOLENOID DRIVER	372375	372375	734383
-	AD F-	ALLOY DIODES TYPE AAS	370564	370564	729902
	AJ T-	DJ DIODE CLAMP	370696	370690	734325
	AQ N-	GENERAL DELAY CIRCUIT	370703	370703	734346
,	AQ Q-	ALLOY CLUTCH MAGNET DR.	372245	372245	734342
	AS Q-	SDTDL 4-2 WAY PLUS A WOILOAD	372197	372197	734306
-	AX A-	SDTDL 1-3, 1-2 WAY -A-O 24 CARD LOAD	372202	370952	734309
	AX 6-	SDTDL 3-4 WAY, -A-O LOAD	372206	370951	734310
1	AX H-	SDTDL 4-2 WAY, 1-3 WAY -AO LOAD	372207	370954	734313
1	AX K-	SDTDL 2-5 WAY -A-Q W AND WOOLOAD	372209	372209	734374
	AX N-	SDTDL 3-2, -A-O 2 CARD WO LOAD	372212	370951	734318
	AX P-	SDTDL 3-4, 1-3 WAY -A-O WO LOAD	372213	370954	734319
	AX Q-	SDIDL 4-3 WAY, -A-O WILOAD	372214	370954	734320
	AX R-	SDTDL 2-2 W PLUS A PLUS O HILOAD	372240	372240	734322
	AX S-	2-2 PLUS A, PLUS O, NO LOAD	372241	372241	734323
	AX V-	COMPLEMENTRY EMITTER FOLLOWER	372244	372244	734338
	AX W-	SDTDL 4-3 WAYA-O WOJLOAD	372236	370954	754321
	AX Z-	SDTDL LOW SPEED TRIGGER	372239	372239	734347
	AZ K-	SDTDL SINGLE SHOT	372275	372275	734405
	CE X-	1-3. 1-2 WAY -A-0 WILOAD H.S.	372530	370952	734380
	CE Y-	1-3, 1-2 MAY -A-O WOJLOAD H.S.	372531	370952	734381
	CE Z-	2-5 WAY -A-O DLB W OR WOILOAD H.S.	372525	372525	734375
	DE N-	SDTDL 1-6, 1-4 WAY -A HILOAD	372195	370953	734304
	DE P-	4-2 WAY PLUS AND WILOAD	372196	372196	734305
	DF J-	TOL AND TRE LOAD CARD	370232	370232	729969
	DF Q-	SDTOL INVERTING POHER DRIVER	370225	370225	729916
	DF R-	SDTDL NON INVERTING POWER DRIVER	370226	370226	729911
	De C-	SDTDL MEMORY .158 USEC DELAY LINE	370244	370244	734348
ļ	D6 D-	SDTDL MEMORY .280 USEC DELAY LINE	370245	370245	734349
	D6 F-	SDTDL MEMORY .525 USEC DELAY LINE	370247	370247	734351
1	D6 H-	SDTDL MEMORY 1.2 USEC DELAY LINE	370249	370249	734352 7 29912
	D6 S-	SDTDL INDICATOR DRIVER	370347	370347	
	DG T-	SDTDL 2 WAY LOGIC BLCK LOW SP W LDS	376386	370380 B20270	729913 729914
	De n-	SDTDL 2 WAY LOGIC BLK LOW SP WO LDS	376379	370379 370378	729915
	De A-	SOTOL 2 WAY LOGIC BLCK LOW SP W LDS	370378	370378	729916
	DG W-	SDTDL 3 WAY LOGIC BLK LOW SP WJO LD	370377	379377	729917
	DG X-	SDTDL 5 WAY LOGIC BLCK LOW SP W LDS	370376	370953 370953	729918
	DG Y-	SDTDL S WAY LOGIC BLK LOWSP WO LD	370375	370955	729919
1	D6 Z-	SOTOL 10 WAY LOG BLK LOW SP W LOAD	370373	370950	729921
	DH B-	SDTRL INVERTER LOW SPEED WITH LOAD	370348	313730	
				The second secon	


O


	LOGIC NO.	MACH SMS CARD CAP CODE INDEX	PART NO.	EC NO.	
	06.06.66.6	2821	0826994	131802	
	CARD CAP	NAME	PART NO.	REF NO.	C.E. REF NO.
	DH C-	SDTDL INVERTER LOW SPEED WO LOAD	370372	370950	729922
	DH F-	SDTDL TRIGGER AND DRIVER	370350	370350	729925
	DH J- DH V-	SDTDL MUP NUMBER 4	370352	370352	729928
	DH W-	SDTDL 1-6, 1-4 WAY -A WOJLOAD SDTDL LATCH 3JCARD	372123	370953	734301
	DH Y-	SDTDL 1-8, 1-2 WAY -A WOJLOAD	372191 372193	372191	734354
	DJ A-	BUFFER MATRIX SWITCH CARD	373329	370953 373329	734302
	DJ B-	BUFFER MEMORY CARD	373330	373330	373329 373330
1	DJ L-	SDTDL SINGLE SHOT HAMMER DR.	373354	373354	734464
	DK J-	SDTDL RELAY DRIVER LATCHING	372473	372473	734387
	DK Q-	DIFFERENCE AMPLIFIER	372496	372496	734390
I	OK R-	INHIBIT DRIVER	372497	372497	734442
I	OK S-	1330 KC OSCILLATOR + SHAPER	372501	372501	734373
Í	OK T-	1600 KC OSCILLATOR + SHAPER	372500	372500	734372
£	ok u-	SDTDL INTEGRATOR	372508	372508	734420
D	OK W-	POWER LATCH H.S.	372526	372526	734376
E	K X-	4-3 WAY -A-O WOJLOAD H.S.	372527	370954	734377
D	K Y-	1-6, 1-4 WAY -A WOJLOAD H.S.	372528	372528	734378
D	K Z-	3-4 WAY -A-O WOILOAD H.S.	372529	370951	734379
Ε	D Z-	6 VOLT AMPLIFIER CARD FOR MPS	374621	374621	374621
ε	S 6-	SPD-CURRENT DRIVE	374907	374907	837973
Ε	s x-	INDICATOR DRIVER	374924	374924	374924
F	P Z-	STACKER RATE LIMITER	375157	375157	849091
F	R H-	STD INTF LINE REC + GATED LINE DRYR	375188	375188	2532396
F	R N-	SELECT-OUT SEQUENCE CARD	375193	375193	2532397
	F T-	SDTDL HS TRIGGER	372575	372575	734333
	6 A-	ROW BIT	373373	373373	734417
	E A-	LINE REC-SLT TO NAND, NAND TO SLT	374791	374791	846924
	E B	VOLTAGE SEQUENCING CARD	374792	374792	374792
	6 R- 6 T-	SENSE AMP DECTECTOR	372992	372992	743068
	3	NON INVERTING SIMPLEX LINE DRIVER JUMPER CARD ADDRESSING	372976	372976	822929
	C R—	SDTDL DATA REG. AND INHBT DRIVER	370858 3722 2 0	370858 372220	370858
	(S -	SDTDL ADDRESS REGISTER	372221	372221	734392 734393
YK	(T-	BIAS LOAD	372222	372222	734394
YK	(U-	SETJRESET LOAD	372223	372223	734395
YK	. v-	INHIBIT LOAD	372224	372224	734396
YK	. W—	VOLTAGE REGULATOR 42	372225	372225	734397
YK	x-	VOLTAGE REGULATOR L3	372226	372226	734398
YK	Y-	PARTIAL VOLT. REG. + SENSE GATE GEN.	372227	372227	734399
YL	. A-	SENSE AMPLIFIER	372229	372229	734401
YP	M-	REED RELAY	372680	372680	372680
YY	A- .	CORE INTERFACE	372701	372701	822942
YY	B-	EMITTER GATE FOLLOWER	372702	372702	822940
YY	c-	CAPACITOR CABLE CARD	372719	372719	372719
YY	D-	CORE MATRIX CARD	373432	373432	822938
YY	N-	SDTDL-SDTRL INTERFACE TERM GATED	372723	372723	822935
	6-	SDTDL FOUR 2 WAY N AND LOG BCKS W LD	372585	372585	734339
	H	SDTDL 4 2 WAY N AND LOG BLKS WJO LDS	372586	372586	734341
Z 6	J-	SDTDL 3 WAY N AND LOG BLK WJLOADS	372587	372587	734366


LOGIC NO.	MACH	SMS CARD CAP CODE INDEX	PART NO.	EC NO.
00.00.00.0	2821		0826994	131802


CARD CAP	NAME	PART NO.	REF NO.	C.E. REF NO.	
26 K-	SDTDL 3 MAY N AND LOG BLK WO LDS	372588	372588	734462	
26 L-	SDTDL 2-5 WAY N AND LOG BLK WILOADS	372589	370953	734367	
Z6 M-	SDTDL 2-5 WAY N AND LOG BLK WO LDS	372596	376953	734300	
. Z6 N-	SDTDL ONE 10 WAY LOGIC BLOCK	372591	370955	734368	
ZG P-	SDTDL LOGIC INV. HS LOAD	372592	370950	734369	
26 Q-	SDTDL LOGIC INV. HS WOJLOAD	372593	370950	734370	
ZK T-	720KC OSCILLATOR AND SHAPER	372682	372682	734384	
ZU D-	12 VOLT AMPLIFIER CARD FOR MPS	372085	372085	372085	














OUTPUT

OUTPUT FALL TIME VS LOADING 125 RC=0.56K BLOCK LOAD LOGIC 100 BLOCK LOAD 75 50 25 ADD 10 N SEC PER DOT OR TO TE NOTE: 0

GIVEN A LOAD CONFIGURATION REFER TO THE GRAPH OUTPUT FALL TIME VS. LOADING TO DETERMINE THE OUTPUT FALL TIME.

GIVEN THE INPUT FALL TIME, THE OUTPUT RISE IS DETERMINED FROM THE GRAPH OF OUTPUT RISE TIME VS. INPUT FALL TIME.

KNOWLEDGE OF THE RISE TIME AND USE OF THE GRAPH OF TURN-OFF DELAY VS. INPUT RISE TIME RESULTS IN TURN-OFF LIMITS.

KNOWLEDGE OF INPUT FALL TIME AND USE OF THE GRAPH OF TURN-ON DELAY VS. INPUT FALL TIME RESULTS IN TURN-ON LIMITS.

NUMBER OF LOADS SWITCHED

GENERAL


SDTDL LOGIC FAMILY DELAY INFORMATION

CARD CODE 729954

SHEET I OF 4

DEFINITIONS

THE RISE AND FALL TIMES WERE MEASURED FROM THE 10% TO 90% POINTS OF THE INPUT AND OUTPUT WAVEFORM. THE TURN-ON DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% DOWN AT THE INPUT TO 10% UP AT THE OUTPUT. THE TURN-OFF DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% UP AT THE INPUT TO 10% DOWN AT THE OUTPUT. UNLESS OTHERWISE STATED THE RISE, FALL AND DELAY TIMES ARE GIVEN IN N SEC (NANOSECONDS).



= RISE TIME

OUTPUT FALL TIME VS LOADING


HIGH SPEED SINGLE LEVEL LOGIC BLOCK

INTERNATIONAL OUSINESS MACHINES CORP.

LOGIC DELAY

NAME STTDL

DETAIL WH 3-1-62 SCALE



NUMBER OF LOADS SWITCHED

CHANGE NO.


115599


	4-2-62		AB			
	DEVELOPMENT NO.	APPROVAL	ANGE NO.	CHA	E	
729954		·			-	
18						
F				<u> </u>		
1 [·		9		
		}				


APPROVAL


CIRCUIT AND PACKAGING STANDARD


LIG 6-4-62











2-2 736615 REFERENCE DRAWING P/N: 373316 EC: Ø113568 PRODUCTION DRAWING 373316 SHEET 3 OF 3 LOW SPEED POWER TRIGGER SET GATE SET GATE AC SET AC SET DC SET DC SET DC RESET DC RESET AC RESET AC RESET RESET GATE RESET GATE F 63 SET GATE SET GATE 6 "ON" AC SET AC RESET DC SET DC RESET RESET GATE AC RESET RESET GATE SEQUENCE OF OPERATION I. WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS BY. 2. WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT ØV AND THE "OFF" OUTPUT IS AT -6V. TRIGGER IS SET BY
A.) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR
B.) AN UP LEVEL AT THE SET GATE INPUT IN CONJUCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT. 4. TRIGGER IS RESET BY
A.) A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR
B.) AN UP LEVEL AT THE RESET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC RESET INPUT. NOTES: 1. THE GATES MUST BE AT THE UP LEVEL 150NS BEFORE THE AC SET ARRIVES. 2. THE AC SET SHOULD BE AT LEAST 70NS WIDE AND ITS RISE TIME 70NS OR LESS. 3. TRIGGER MAY BE USED IN A BINARY STATE IF BOTH AC INPUTS ARE COMMON. 4. THE NON-INVERTING POWER DRIVER CONNECTED IN EACH CIRCUIT IS USED TO DRIVE LARGE LOGIC BLOCKS. LEVELS S IGNAL NAME PINS WAVESHAPE MIN MAX UP .65V - . 17 SET GATE -7.64V DOWN -5.8IV UP -.17 · .65V S,K 7,H AC SET 5.814 -7.640 DOWN UP .65V . 17 DC SET X,B 5.8IV -7.644 .65V .IV DC RESET 3,6 5.8IV 7.649 -. 17 .65V AC RESET 5.81 -7.64V UP .650 -.17 RESET GATE -7.64V DOWN 5.814 T 6 -1.10V -.22V UP ייטאיי סעדפעד -1.10V -.22V UP 'OFF' OUTPUT -5.83V -7.3V DELAY - MSEC TON TRISE TOFF TFALL HIN 25 CIRCUIT AND PACKAGING STANDARD BINARY OPERATION: APPROVAL 475 110 GATED: 41 700 130 370

MODEL SMS 1240
SCALE MONE
DRAW MDE 1-25-63
CHECK

DATE

INTERNATIONAL DUSINESS MACHINES CORP.

NAME LOW SPEED POWER TRIGGER

BETAIL

CHÂNGE NO.

115643H


APPROVAL

\$.2

DEVELOPMENT NO.

736615


36615



REFERENCE DRAWING

SEE PRODUCTION DRAWING 370564

ALLOY-DIODES, TYPE AAS



APPLICATION NOTES

THESE DIDDES CAN BE USED AS IMPUTS TO EITHER P OR N TYPE LOGIC BLOCKS DEPENDING ON HOW THE PINS ARE CONNECTED.


INTERNATIONAL BUSINESS MACHINES CORP.

NAME EARD ASM TSTR - ALLOY -

CHANGE NO.

115599

6-29-62





COMPONENT SIDE


		CIRCUIT AND PA	KAGING STANDARD		
	RPROVAL		DATE		
		ABC	4-2-62		
c	HANGE NO.	APPROVAL	DEVELOPMENT NO.	L	
				729902	
-				02	8

DETAIL

APPRO CE 3-25-63 CHECK







P/N 372202 EC: 0114295

REFERENCE DRAWING PRODUCTION DRAWING 372202

SDTDL LS ONE 2-WAY, ONE 3-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITH LOADS

INTERNATIONAL BUSINESS MACHINES CORP.

MAME SDTDL LS I 2-WAY, I 3-WAY NEG AND-NEG OR LOGIC BLOCKS WITH LOADS DESIGN MODEL SMS 14/40

SCALE NONE

SCALE NONE

DRAW HDE 2-12-62


APPRO NEWS 25-63 CHECK


MODEL SMS 1440
SCALE NONE


CHANGE NO.

116800

DATE







OTHER DESIGNATIONS:

CONF. 1,2,4,5 +0 CONF. 3,6 +A,-00,+AA,-0A,+A0

SEQUENCE OF OPERATION

- PINS L, B AND C HUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
- PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT DAG.
- EITHER DOWN LEVEL AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER L,B OR C UP WILL CAUSE AM UP LEVEL AT D43.
- 5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- 6. BOTH LEVELS AT 043 AND 044 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

TURN ON (NSEC) 70 240 TURN OFF (NSEC) 110 515


317028 - 1 -	18K • O • •	_• -25-
-2-	• • J0.7 •	-26-
-3-	3.3K	213692
	J0.7 J0.7	28-
322347 - 5 -	5/0 0	L20_
-6-	6	30-
-7-	J0.7	-31-
322347 -8-	560 n 3.3K	-33-
-9-		programme and control of the control
317028 -10-	18K J0.7	
-!!-	J0.7	e) -35-
369218 —12 —		-36-
-13-	J0.7 + + OJ	-37- 369218
-14-		9 -38- 369218
369218 -15-	1-D+ DJ 1-K1- DJ	-39- 369218
317022 -16-	3.9K + -K- DJ	369218
317022 -17-	3.9K +K- DJ 3.9K +K- DJ	-41- 369218
317022 -18-		42- 369218
317022 -19-	3.9K	43 369218
-20-	DJ	3-369218 -44-369218
-21-	1 1 1 1 1 1	46 3/03/0
-22-	J0.7 -KI- DJ	9 -46 369218
-23-	JO.7 - DJ	47- 369218
		-49- 369218
350476 - 24 -	1500 PF 4-K1- DJ	305210
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
T9		TI- 369179 102
<u></u>		12-
		T3- 369179 102
/	QNLJGECA	T4-
	RPMKHFDB	T5-
484959/		T6-
404323	+ 5 - 6 - 6 - 6 - 6 - 6 - 6 - 6 - 6 - 6 -	77-
	· 1 10	19-
		٠
	COMPONENT SIDE	


	CHAN	E NO.	APPROVAL	DEVELOPMENT NO.	Ι.,	
					134	
				· · · · · · · · · · · · · · · · · · ·	4	L
4					9	1

APPROVAL

DATE

CIRCUIT AND PACKAGING STANDARD





1 C32 1 0.01 UF

AXK-

P/N: 372209 EC: 0116177

-12

R30 1.6K

+12M

**R9** 

R4 18K

> T4 N

102

REFERENCE DRAWING PRODUCTION DRAWING 372209

SDTDL LS TWO 5-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITH OR WITHOUT LOADS

019

022

D21

な


045

St.

D14

DJ

-12



### OTHER DESIGNATIONS

CONF. 1, 2 +0

# SEQUENCE OF OPERATION

- I. PINS A, B, C, D AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT DIG.
- 2. PINS F, G, L, Q AND R HUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
- 3. A DOWN LEVEL AT DIA OR DIG WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER A, B, C, D OR E UP WILL CAUSE AN UP LEVEL AT DIG.
- 5. EITHER F, G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT DI4.
- 6. THE LEVELS AT D14 AND D16 MUST BOTH BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

TURN ON (NSEC)
TURN OFF (NSEC)

MIN MAX 70 240 110 515

₹ R15 3.9K 4 **D**3 043 하 -27-317028 29 **?** 1.6K -30-317018 0.01 UF + 124455 213692 3.3K -33-10 34 **③** -35 -12-3.9K -DH- DJ 3.9K -DH- DJ JO.7 317022 369218 -13-• -14--15-317022 **③** 369218 369218 369218 -16 369218 -17-J0.7 |**4**|- DJ • 369218 -19 -43 -20--21 -44 369218 -D- D1 369218 369218 **③** -22 369218 369218 -23-R PAN KAH F D B T3-T4-T5-T8-369179 102

COMPONENT SIDE


INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CMARSE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	П
MAME SOTOL LS TWO 5-WAY NEG AND-	3-25-63	116800						7
NEG OR LOGIC BLOCKS W OR W/O LOADS	4-10-63	116177	MDL					120
DESIGN MODEL SMS 1440								ū
DETAIL SCALE NONE				<del> </del>				7
CHECK DRAW MDE 2-7-63								15
APPRO XE 3-25-63 CHECK								




P/N: 372212 EC: 0114296

REFERENCE DRAWING PRODUCT: ON DRAWING 372212

SDTDL LS THREE 4-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS



*FUNCTION OF LOAD





CONF. 1-3 +0 CONF. 4 +A₀=00,+AA₀=0A₀=.0

# SEQUENCE OF OPERATION

- 1. PINS A,B,C AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT DIS.
- 2. PINS G,L,Q AND R MUST BE DOWN TO HAVE A DOWN LEVEL AT DIS.
- 3. A DOWN LEVEL AT DI4, DIS OR DI8 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER A, B, C OR E UP WILL CAUSE AN UP LEVEL AT DIS.
- 5. EITHER G,L,Q OR R UP WILL CAUSE AN UP LEVEL AT DIS.
- 6. THE LEVELS AT DI8, DI5 AND DI4 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

WITH 560 A. I.6K OR 6.2K COLLECTOR RESISTOR

TURN ON (NSEC) 70 240*
TURN OFF (NSEC) 110 515**

*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

**THIS DELAY CAN IN . RETURNED TO -12V

	1 _ 1					THE RESERVE OF THE PERSON NAMED IN COLUMN TWO	4
	-2-		• •		-26-[		]
	-3-	•		<b>③</b>	-27-		1
	L4-	-			-28-		1
	- 5 -			_	29-	-	1
<del></del>				(-)			1
	-6-		<u> </u>	•	<b>-30-</b>		1
	-7-	•	•		<b>├</b> -31 <b>-</b> [		1
	-8-	• •	3.3K		<b> -32-</b> [	213692	] -
	-9-	•	•	<b>U</b>	-33-		1
	-10-				-34-		1
	Lii-l						1
<u></u>		<u> </u>			-35-		l
	-12-	J0.7		_	<b> -36-</b> [		1
317022	-13-	3.9K	18K		-37-[	317028	]
369218	- <b> 4</b> -	DJ -D-	4-K3- 03 4	$\odot$	-38-	369218	1
369218	<b>⊢15</b> –	0.1 -0	1-K- DJ 4	•	-39-	369218	1
317022	-16 <del> </del>	3.9K	F-10- 03 4		<b>├40-</b> ि	369218	1
317022	<b>├</b> 17-	3.9K	-KI- DJ		<b>-41-</b>	369218	1
369218	-18-	DJ -DF	-KI- DJ		L42-T	369218	1
	-19-l	J0.7	-K)- DJ	$\odot$	43	369218	1
369218	-20-	01 +1-	-K- DJ 4	$\mathbf{w}$	44-	369218	1
369218	-21 -	-DJ -CJ-	4K- 014		45-	369218	1
369218	-22-	DJ -01	-K- DJ	$\odot$	46	369218	1
	-23-	•	•	•	L-47-		
	-24-		-		L43-		
	۱ - ۱				1.25		ı
	•	THE PERSON NAMED IN COLUMN		m:/	,		
		1000000		iii:1			
	-T9	- III 5 ii ii ii i		1111	TI-		
-	,	Lii i i i i i i i			12-	*******	1
				<b>TT</b>	T3-	369179	102
		QNL	JGEC	À		7071/7	. 02
		- 1 111		Ţ	T4-		
	/	RPM	KIHFD	PA .	TR		


COMPONENT SIDE


DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	Ι.
				7343
				8
				1


APPROVAL


CIRCUIT AND PACKAGING STANDARD


							<u> </u>	
INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
MAME SOTOL LS 3 4-WAY NEG AND-NEG	3-25-63	116800						Ψ.
OR LOGIC BLOCKS WITHOUT LOADS								- tu
DESIGN MODEL SMS 1440		•						<u>~</u>
DETAIL SCALE NONE								1 -
CHECK DRAW MDE 12-19-62				<b> </b>				
APPRO CES 5-25-68 CHECK			L					



















REFERENCE DRAWING PRODUCTION DRAWING 372275

SDTDL SINGLE SHOT



#### SECUENCE OF OPERATION

- OPERATION IS INITIATED BY COINCIDENCE OF DOWN LEVELS ON PINS L, D, AND P. T7 TURNS ON AND ITS OUTPUT IS COUPLED THROUGH C26 TO TURN ON T4. T5 TURNS OFF AND THE OUTPUT IS DOWN FOR THE DURATION OF THE DELAY TIME.
- 2. RESET TO THE OFF CONDITION IS AUTOMATIC AT THE END OF THE DELAY TIME.



PINS	T	SIGNAL NAME		MAVESHAPE	LEVELS		
	S			MAKESHWIE		MIN	MAX
H		. ]		4	UP	650	+.24V
٦	1	Ý	INPUT		DOWN	-5.810	-12.48V
<del>                                     </del>	十	7	INPUT		UP	65V	+.24V
D	-	۲			DOWN	-5.810	-12.48V
$\vdash$	-	7			UP	65V	+.24V
P		۲	INPUT		DOMN	-5.810	-12.48V
+	┪	ᅥ	INPUT	*DELAY	UP	65٧	05V
9	١	٧			DUWN	-5.814	-9.5IV

* THE DELAY TIME IS DETERMINED BY THE CAPACITOR WIRED TO PIN R AND THE SETTING OF THE DELAY POTENTIOMETER.

MAX

DELAY

MIN TON (NSEC) 380 30 T_{OFF} (NSEC) 390 340

WIRE PIN R TO


FOR PULSE WIDTHS FROM - TO

.39 US - 3.0 US 2.9 US - 21 US 21 US - 167 US 143 US - 1.1 MS .94 MS - 7.29 MS 7.4 MS - 63 MS 51 MS - 340 MS A AC F ACH HQ GQ

			721082	
			X	
ſ	491300 - 1 -	44-AU 0 J0.7	25	_
r	492543 - 2 -	150 PF	-26 - 350432	_
	492475	J0.7	1 - 27 -	_
1	7757/7	220K 10K 3	28 216468	
[	216472 - 5 -	15K PI 100K	- 29	
[		7 30.7		
	481718 - 7 -	121K±1%	-31	
ſ	- 8 -	J0.7 1.6K	32 - 216450	
Ī	492484 - 9 -	3.48K ±1%	1 - 33 - 316160	
1	- 10-	4.3K	34 216459	
1	216455 -11-	2.7K 0.01UF	-35- 491228	$\dashv$
. [	216476 - 12-	22K DJ - DT	369218	
I	216462 -13-	5.6K DJ - D+	-37- 369218	
- 1	369218 -14-	3.8k 03 47 59 JO.7	-38 -	-
	216459 - 15 -	4.3K 0.0068UF	-39 - 492500	_
.	369218 -16-		40 -	_
l	369218 -17-	47 PF	-41 - 350420	
1	369218 - 18 -	-D+ DJ J0.7	42-	
	- 19-	0.051 UF 330 1/2w J0.7	217054	
l	491223 - 20		1-44-	
l	-2! -	J0.5 + +15 UF	-45- 222067	
	124577 - 22 -	0.33 UF+ J0.7		_
١	- 23 -	J0.7 0.001 UF	-47- <u>350453</u>	
	124584 - 24 -	+2.2 UF JO.7	-48-	
			<b>)</b>	
		իչ նրակարութի կարու		Manage .
Ì			T1 -	966
			T2 -	
			T3-	
		. 18141212121212	T4 - 526881	witer
	. /	ŘPÍMKIH FÖB	T5 - 369179	102
	399551/	GND	т6 -	
	D		T7 - 369179	
		7	T8 - 318324	033

COMPONENT SIDE

											-						
INTERNATIO	ERNATIONAL BUSINESS MACHINES CORP.			FRNATIONAL BUSINESS MACHINES CORP.			FERNATIONAL BUSINESS MACHINES CORP.			DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
NAME SOTOL SINGLE SHOT				3-25-63	116800						73						
				12-11-63	119236						44						
DESIGN			5 1440	8-31-64	12:295						20						
DETAIL	SC/	LE NO	NE E 3-13-63	20JUL65	124792						0.						
APPRO CER				7JUN66	126392						لــــــــــــــــــــــــــــــــــــــ						



734381

+12M

**₹** 18K

**R27** 

3.3K

C25

15 PF

R32

3.3K

C34

+12M ₹10 \$18K TI

N

124

T3

N

124

# REFERENCE DRAWING PRODUCTION DRAWING 372531

734381

SDTDL HS ONE 2-WAY, ONE 3-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS

-0.1V -0.35V

015

047

FB

FB 045

012 FB 042

D40

F8 039

R19 3.9K D44

-12 ₹ R17 3.9K


037

D38

₹ R16 ₹ 3.9K

-5.8IV Z

-12.484%



OTHER DESIGNATIONS

+0 +A, -00, +AA, -0A, +AO

#### SEQUENCE OF OPERATION

- 1. PINS L, B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT 043.
- 2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT
- EITHER LEVEL DOWN AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT TO BE UP.
- 4. EITHER L OR B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- 6. BOTH LEVELS AT 043 AND 044 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPYT WILL BE DOWN.

#### DELAY

(3)

WITH 5600, I.6K OR 6.2K COLLECTOR RESISTOR

<u>MAX</u>

TURN ON (NSEC) TURN OFF (NSEC) 280 15 24 300

• 0 • 15 PF 317028 18K -25-350408 J0.7 **①** 3.3K J0.7 -28 -29 J0.7 • -30-J0.7 3.3K J0.7 -32 213692 -33 -9-317028 15 PF J0.7 -34 -10 350408 • -35-**10.7 FB J0.7** -12-369623 KI FB ( -13 -37--38- 369623 -14 -15 FB -C+ -39 369623 317022 369623 369623 KI- FB 0 -40--41--16 3.9K -17 317022 ## FB ## FB ## FB ## FB ## FB 317022 3.9K 42 -18 • 317022 -19 3.9к 369623 -20--21 -44 369623 45-J0.7 **③** 369623 -22-J0.7 369623 -23-47-369623 KI- FB 369623 TI- 369656 124 }_T9 T2-T3-T4-369656


COMPONENT SIDE

T5-

		NAL BUSI				DATE	CHANGE NC.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
MAME S	DTDI	. HS I	2-WAY	. 13	WAY NEG	4-25-63	1168009						-
AND- N	IEG O	R LOGIC	BLOG	KS W/C	LOADS								12
DESIGN			MODEL						<del> </del>				u
DETAIL	·1		SCALE	NONE				<b> </b>	<del> </del>	<del> </del>			100
CHECK			DRAW	MDE	2-8-63			<u></u>	<u></u>				
APPRO R	(63	4-25-43	CHECK										

REFERENCE DRAWING PRODUCTION DRAWING 372525

SDTDL HS TWO 5-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITH OR WITHOUT LOADS




## SEQUENCE OF OPERATION

- I. PINS A, B, C, B AND E HUST BE DOWN TO HAVE A DOWN LEVEL AT DIG.
- 2. PINS F. G. L. Q AND R NUST BE DOWN TO HAVE A DOWN
- 3. A DOWN LEVEL AT DIA OR DIG WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER A, B, C, D OR E UP WILL CAUSE AN UP LEVEL AT DIG.
- 5. EITHER F, G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT DI4.
- 6. THE LEVELS AT DIA AND DIG MUST BOTH BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY .	MIN	MAX
TURN ON (NSEC) TURN OFF (NSEC)	15 24	280 300
		*

<u> </u>		-26
-2-		-26-
3-		-27-
317028 -4-	18K	-28-
-5-	1.6K •	E- E
-6-	1.6K	30-317018
		-31- -32- 124455
-0-	3.3K 0.01UF+	33- 12-133
213692 -9-	3.3K	33-
-10-		-35-
770400	15 PF	36
-12-	3.9K	-37-
317022 -13- 369623 -14-	3.9k	-38-
317022 -15-	3.9K	-39-
369623 -16		-40- 369623
-17-	J _{0.7} FB ★	-41- 369623
-18-	10.7 FB +C	42- 369623
369623 -19	₩ B B B B B B B B B B B B B B B B B B B	-43- 369623
-20	1 1 1 1 1	-44- 369623
369623 -21	→ FB + FB + + + + + + + + + + + + + + + +	45 369623
369623 -22		-46- 369623
-23		-47-
-24		-46
		)
-T9		T1
		T2
	GNLJGECA	T3-
. ,	/  Q N L J G E C A	T4- 369656 124
	Ř P <u>l</u> M K H F D B	T5-
484961	27℃ 24 0	T6
A	25 8	<u> </u>
*	• •	T8-
	COMPONENT SIDE	

1	•	INTERNATION	AL DUSINESS MACHINES	CORP. DATE	CHANGE NO.	APPROVAL	DATE -	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	٦,
		NAME SOTOL	HS TWO 5-WAY NE	AND- 4-25.6	3 1168009	<u> </u>			ļ		132
		NEG OR LOGIC	C BLOCKS W OR W/O	LOADS			<u> </u>		<del> </del>		W
1		DESIGN	MODEL SMS SCALE NONE	460			1		<del> </del>		-13
		DETAIL	DRAW P.DE	2-8-63			<b></b>		<del> </del>		1.
1C		APPRO CAN					<u> </u>	<u> </u>	1_:	1	
										. *	•
		•									
		•	*								
										•	
• '											
	*			•							
										•	
					•	1					
				•							
4											



734304 CARD CODE DEN-

# REFERENCE DRAWING SEE PRODUCTION DRAWING 372195


1 6-WAY, 1 4-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS

INTERNATIONAL BUSINESS MACHINES CORP.

NAME LS I 6-WAY, I 4-WAY NEG. 25MAR63
AND LOGIC BLOCKS WITH LOADS 30DEC63

MODEL SMS
SCALE NONE
DRAW LIG 200CT67
CHECK JD 260CT67

DATE



#### OTHER DESIGNATIONS:

40, FAO, 40A, 400, I, ID, IA

#### SEQUENCE OF OPERATION

- 1. ALL INPUTS BOWN: TRANSISTOR ON, OUTPUT UP.
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

#### DELAY

C


SYANDARDS COOL SECTION COOL SECTION COOL SECTION CO. STATE CO. STA


TURN ON (NSEC) TURN OFF (NSEC)

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH FARLIER DISCRETE COMPONENT ASSEMBLY LEVELS. NOTE:





CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APFKOVAL	DEVELOPMENT NO.	7
116800						34
119217						30
132166					CIRCUIT FAMILY	F
					SDTDL	

APPROVAL

CIRCUIT AND PACKAGING STANDARD

2-0 -734305 REFERENCE DRAWING PRODUCTION DRAWING 372196 SDTDL LS 4 2-WAY POSITIVE AND LOGIC BLOCKS WITH LOADS R34 560 Ω -0.05V -0.65V R30 N 102 102 +12M **₹ 812** 560 n R10 43K * FUNCTION OF LOAD R15 43K N 102 4.3K 102 • -28 369218 369218 **?** 4.3K 317023 •3 4.3K J0.7 43K 334919 317023 334919 560 ก **③** 560 n J0.7 560 Ω 322347 -37--38-J0.7 **(*)** 43K 4.3K J0.7 OTHER DESIGNATIONS: 43K 334919 334919 **③** -0, +A0, -OA, +AA, -OO 317023 4.3K 317023 SECUENCE OF OPERATION • -43--44 1. ALL INPUTS UP: TRANSISTOR OFF, OUTPUT DOWN. DJ -D+ DJ -D+ 560 N -20--21-369218 DJ -D+ J0.7 DJ -D+ 1500 PF 45-369218 322347 2. ANY INPUT DOWN: TRANSISTOR ON, OUTPUT UP. 369218 • -22--46-369218 -23-47 350476 TURN ON (NSEC) 75 100% TURN OFF (NSEC) 40 200% 102 369179 -T9 T2-369179  $\mbox{\ensuremath{\mbox{\scriptsize MAS}}}$  this delay can increase to 200 nsec when the driving block has 6.2k collector resistor returned to -12V. T4 -369179 484027. T6-T7-***THIS DELAY CAN INCREASE TO 350 MSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR 102 369179 RETURNED TO -12V. COMPONENT SIDE CIRCUIT AND PACKAGING STANDARD APPROVAL -N.A.F. 20FEB62


INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NJ.	
NAME SOTOL LS 4 2-WAY POS AND	3-25-63	116800						32
LOGIC BLOCKS WITH LOADS	10-21-63	118933						ایتا
DESIGN MODEL SMS DETAIL SCALE NONE	IODEC55	126162	GLK					응
CHECK DRAW MDE 12-10-62	23FEB66	127160	GLK					
APPRO PER 3-25-63 CHECK					<u> </u>	<u> </u>		

CARD CCDE 729909
D F J -

# REFERENCE DRAWING

SEE PRODUCTION DRAWING 370232


TDL & TRL LOAD CARD



APPLICATION


1. USED FOR TDL AND TRL COLLECTOR LOADING


2. MAY BE USED IN PARALLEL IN CERTAIN APPLICATIONS



	1	CIRCUIT AND PAC	KAGING STANDARD		l
	A	PPROVAL	DATE		
		ABC	4-2-62	-	
H A	NGE NO.	APPROVAL	DEVELOPMENT NO.		
_		1		1-1	1

INTERNATIO	NAL BUSINESS N	ACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
NAME CA	RD ASM TSTR-	TOL AND TRL	6-29-62	115599				<u> </u>	,	72
LO	AD CARD		7-30-63	117824						18
DESIGN	MODEL	SMS 8018								8
DETAIL RO	3-1-62 SCALE	NONE	<b>-</b>		<b></b>					10
CHECK WH		JRP 7-11-63								
LAPPRO	i ICHELRI	***************************************		1		Ľ			AND DESCRIPTION OF THE PARTY OF	








DGC — P/N: 370244

REFERENCE DRAWING PRODUCTION DRAWING 370244

SDTDL MEMORY . 150 USEC DELAY LINE





### SEQUENCE OF OPERATION

- 1. INPUT UP: TRANSISTOR (T2) OH, TRANSISTOR (T1) OFF, OUTPUT DOWN.
- 2. INPUT DOWN: TRANSISTOP (T2) OFF, TRANSISTOR (T1) ON, OUTPUT UP.


						LEVELS	
PINS	SI	GNAL NAME	WAVESH	<b>WAPE</b>		MIN	MAX
	Н		 1		UP	65V	10
L	٧	INPUT			DOWN	-6.06V	-7.049
	Н		7		UP	39V	o.ov
Q	١٧	INPUT			DOWN	-2.66V	-3.540
	Н				UP	65V	17
A	٧	OUTPUT		! L	DOWN	5.814	-6.76V

- 150 USEC

.150 USEC - - - + DOWN LEVEL IS A FUNCTION OF LOAD


### DELAY THRU DT - (PIN Q TO PIN A)


TON (NSEC) 50 60 70 TOFF (NSEC) 55 68 80





CIRCUIT AND PA	CKAGING STANDARD
APPROVAL	DATE

MITTERNATIONA	N 223MI2NA	ACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
MAME SOTOL			4-17-63	116800A						32
DE LAY			1-25-65	123184						14
DESIGN	MODEL	SMS 1440 NONE	140CT65	125832						œ
DETAIL	SCALE	MDE 1-9-63				<u> </u>				
100000	45 04508				1	1				' لييا


















729914 DGU-

# REFERENCE DRAWING

SEE PRODUCTION DRAWING 370379





#### SEQUENCE OF OPERATION

- ALL IMPUTS DOWN TRANSISTOR ON OUTPUT UP
- NY IMPUT BOWN TRANSISTOR OFF OUTPUT DOWN
- 3. COLLECTORS MUST BE LOADED
- 4. LOGIC BLOCKS HAY HAVE SYMBOLS OTHER THAN SHOWN.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.

	1	SIGNAL		١ ،	EVELS	
PINS		NAME	MAVE SHAPE		MIN	MAX
	$\vdash$			UP	65	1
A,D, H,Q	٧	INPUT		DOWN	-5.81	-8.8
	Н			UP	65	1
B,E, L,P	٧	IMPUT	L	DOWN	-5.81	-8.8
	$\vdash$			UP	65	1
G.C. F.R	٧	OUTPUT		DOWN	-5.81	-8.8

DELAY: SOTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

MAX. 100∷ TURN ON (NSEC) TURN OFF (NSEC)

 $\pm \text{THIS}$  DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES TO RESISTOR RETURNED TO -12V.


	1 1	<b>⊢9</b> ⊣			-327					1 T		1
		 -10-	1.0		-33-	•	J1.0		(·;·)°	-56-		_
	$\vdash$	 -11-			-34-	•	•		.(6).	-57-		
	$\vdash$	 -12-			-35-	•	•		• •	-58-		
	$\vdash$	 -13-			-36-	•	J1.0	•	• •	-59-		
	$\vdash$	 			-37-	JO. 7		-	J0.7	-60-		0.7
1	0.	 -14-				J0.5	J0.8	3		1-61-		
	0.5	-15-	0.8		38-	30.5	7 30.0			-62-		
.		- 16 -	Ш		-39-	•		10.		-63-		
X		-17-			<b> -40- </b>	•	_ ′ <u></u>	- Š		1 1		
1		- 18-	$\Box$		-41-	•	_	• •		64		
8	-	 -19-	_		-42-	• •	• •		••	-65-		
_	$\vdash$	 -20-	_		1-43-	•	• 4 H3	1 0	• •	-66-		
1	-	 4	_		1441	JO.	7	•		-67-		
8	0.7	 -21-			45		J1.0	-	•	-68-		
		 -22-	1.0		4 1	_	J1.0	-	\$ JO.5	-69-		0.5
		J-23·	1.0		<b>}-46-</b> {		7 31.0			<i>)</i>	Account to the second second	
8	-					Lilii.	HALLA	in it	an hil	MI-	2399110	SOTOL
<u> </u>						1 11 11 11	11 11 11 11 11 11	1 to 14	22611	M2-		SOTOL
						1 11 11 11	11 19 14 18 18 18	th is in	* 11 5 1	M3-		1
						Think of		<b>የየ</b> የት	~~~	101 0		,
_	,					ااذا	illist	GE	CA	TI-	369179	102
						RP	M KIH	F	) B	T2-	369179	102
				207/77			1	•	, ,	T3-		1
				397677 -			2 2			T4-	processing and the same of the	1
							+1				The same of the sa	102
							-			T5	369179	-4
						C	OMPON	ENT	SIDE	T6	1 369179	102
						•	J 010					


-26--27--28-


0.5


	CIRCUIT AND PAC	RACING STANDARD
A	PROVAL	DATE
	<b>NBC</b>	4-2-62
CHANGE NO.	APPROVAL	DEVELOPMENT NO.


INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.		
MAME CARD ASM TSTR-SOTOL 2-WAY	4-29 -62	115599						72	į
LOGIC BCK LOW SPEED WITHOUT LOADS	1-3-63	116034						99	ĺ.
	10-21-63	118933					1	=	ŀ
IDETAIL NO 13 TO GETSONIET	IODEC65	126162	GLK						l
	12 FEB 68	132163							
	,								





































				TIMS	SWITCH CORE MATRIX UNITS	RIX UNITS				SHEET 1 OF 3 373329	STANDARDS CODE
						3	9	g	2		
	E C	Z	20 2	£	2	K+4		1			
∢	UNITS BIAS COMMON					20 25			6	BIAS UUI MYUI O R	
			0	-6 -6 ²		01				BIAS OOZ INPUT OH	*
	UNITS BIAS	25		**************************************	6 . 6 .	*				BIAS 003 INPUT o F	
- UNTERNAT	COMMON		25 25 25					E	2 8	PI BIAS 004 INPUT	-
IONAL BUSINESS IN CARD ASM- X SWITCH CAP	20 25		1				3	70 TS	•	P BIAS 005 INPUT 6	
MACHINES CORP.	مار	• • • • • • • • • • • • • • • • • • •	- 2 23	5 22		*M************************************		• • • • • • • • • • • • • • • • • • •	5 22	SET UNITS 1 1 NPUT 5 22	<u> </u>
BATE	SET UNITS  2 OUTPUT TO  24 7			24 7 12 12 12 12 12 12 12 12 12 12 12 12 12	6 to 10 to 1	24 7	6.42	247 247	24,7	SET UNITS 2 INPUT	
CHANGE NO.	RESET UNITS 1	5 7	21 4	214	21.5	214	21 4	2   4	21 4 2	FESET UNITS 1	
V6680AVF	RESET UNITS 2 OUTPUT 6 23	· 1		(T) 6 23	6 23	6 23	6 23	6 23 6 23	6 23	RESET UNITS 2 INPUT	
	•	88 19 27 28		• 0 • 0 15 16 12 13		- 6 6 6 12 H	2	82 12 61 81 18 19 27 28	6 2 3	BUSS 2	
APPI		(8	9 1	[9	# 		14   15   1   12	(20)	<u>_</u>	1	. [
AC (65)	603) 680 680	801 080 070	760 (02) 750	901 820 150 860	02)	70) 920 921 920	(SO)	00) 100) 100) 100) 100)	(0)	0 7	Z-2/ CARD CODE D J A-
DATE 4-17-	NOTES	NUMBERS NEXT TO COIL	IL INDICATE	INDICATE THE PINS ON THE MODULE INDICATED.	THE MODULE	INDICATED.					373329








a





....


























1.5


A Commence


.

















































734392




P/N: 372220 EC:


REFERENCE DRAWING PRODUCTION DRAWING 372220

SET GATE D

DATA REGISTER AND INHIBIT DRIVER



C "ON" OUTPUT



## OTHER DESIGNATIONS CONF. 2 +0 CONF. 3 DR

SEQUENCE OF OPERATION

- WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS OV.
  WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT OV AND THE "OFF" OUTPUT IS AT -6V.
  TRIGGER IS SET BY
  A) A NEGATIVE VOLTAGE ("" A) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR B) AN UP LEVEL AT THE SET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT.

  TRIGGER IS RESET BY
- 4. TRIGGER IS RESET BY

  A) A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR

  B) AN UP LEVEL AT THE RESET GATE INPUT IN CONJUNCTION WITH

  A POSITIVE SHIFT AT THE AC RESET INPUT.
- FOR INHIBIT DRIVER

  1. PINS L AND R DOWN VILL TURN THE DRIVER ON.
  2. PIN L OR R UP WILL TURN THE DRIVER OFF.

NOTES .


PIRS

Q


- THE GATES MUST BE AT THE UP LEVEL 150NS BEFORE THE AC SET
- ARRIVES.
  THE AC SET SHOULD BE AT LEAST 70NS WIDE AND ITS RISE TIME 70NS OR LESS.
  NO OUTPUT VOLTAGE IS SPECIFIED SINCE THE CIRCUIT IS A CURRENT DRIVER.


TON TOFF

	R52 3K 050	+12 +12 P R7 \$ 16K \$ 10		)
C51 D2	HN ¥	R6 R8 3K 1/4W 1/4W C2 C9	T5 N A	58 C13 0 1 0 Q AS 47 PF  M61 260 D
	E 0	39 PF 39 PF  D55 0 D64  H GS GS  IK C21 -12		
024	-12 -12	+12 • R65   R65   K • 16K • 16K • 1/4W	300 ft 0	111 P 866
R C DI DJ D23	33			



INTERNATIONAL BUS	INESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	1 1
MAME DATA REGISTER		4-17-63	116800A					Market Company	13
AND INHIBIT	DRIVER	9-15-64	121632						15
DESIGN	MODEL SMS 1440	3-12-65	123723				1		35
DETAIL	SCALE NONE	1				<del></del>	Table Sept.		~
	DRAW MDE 2-20-63	ļ		<del> </del>			<del></del>		
APPRO 0084. 4-17-6:	CHECK!	li i			l	<u> </u>			لــــــا






REFERENCE DRAWING PRODUCTION DRAWING 372223

734395 **YKU**-P/N: 372223 EC: 0114426

SET/RESET LOAD





APPLICATION

C


734395


USED TO LIMIT THE DRIVE CURRENT TO THE SWITCH CORE MATRIX.







INTERNATIONAL BUSINESS MACHINES CORP.			DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.		ľ	
		3-25-63	116800						32	l		
						<u> </u>	<u> </u>		39	١.		
		SMS 14	+0	•			li 				135	
I C.P. INVE	DRAW	NONE MDE 2-	20-62				1		·			1
APPRO CO 2 2-25-63			20.0					<u> </u>	L	<u> </u>		۱ ۽










5 63 CHECK












CIRCUIT FAMILY

NAND

0



CAPACITOR CABLE CARD

CHECK | (RAW VE 10-1-63)

DESIGN

DETAIL

DEL SMS 141

ALE NONE

4-2-64

